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Abstract
Color image processing algorithms are first developed using a high-level
mathematical modeling language. Current integrated development environments offer
libraries of intrinsic functions, which on one hand enable faster development, but on the
other hand hide the use of fundamental operations. The latter have to be detailed for an
efficient hardware and/or software physical implementation. Based on the experience
accumulated in the process of implementing a segmentation algorithm, this thesis outlines
a design for implementation methodology comprised of a development flow and associated
guidelines.
The methodology enables algorithm developers to iteratively optimize their
algorithms while maintaining the level of image integrity required by their application.
Furthermore, it does not require algorithm developers to change their current development
process. Rather, the design for implementation methodology is best suited for optimizing
a functionally correct algorithm, thus appending to an algorithm developer’s design process
of choice.
The application of this methodology to four segmentation algorithm steps produced
measured results with 2-D correlation coefficients (CORR2) better than 0.99, peak-signalto-noise-ratio (PSNR) better than 70 dB, and structural-similarity-index (SSIM) better than
0.98, for a majority of test cases.
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Chapter 1:

Introduction

Most often the same individual or group of individuals does not perform both: the
design of the high-level model of an algorithm and its implementation.

Algorithm

development typically focuses on achieving functional correctness, which comes at the
expense of high computational resources. The goal of implementation, on the other hand,
is to achieve maximum efficiency. This means minimal computational resources, low
power, and high execution speed. When algorithms are tailored for efficiency, precision is
often sacrificed, creating a dichotomy. The lack of cross-disciplinary expertise may result
in valuable optimization opportunities to be missed. During the implementation phase of
multi-step image processing algorithms, hardware/software engineers may be reluctant to
modify the high-level model of the algorithm to improve efficiency, due to their limited
imaging science background. For these reasons, this work argues that the selection of
implementation-efficient operations and optimal number representations, among other
algorithm optimizations, should be performed during the high-level modeling of the
algorithm.
Once an image processing algorithm has been passed from the algorithm
development phase to the hardware implementation phase, a number of techniques exist
for enabling hardware/software engineers to achieve optimal implementations in terms of
speed, area, and power consumption [1]. The sequential portions of an algorithm can be
pipelined to increase throughput, while other portions that are fundamentally concurrent
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can be computed in parallel. Other methods such as selective reset strategies and resource
sharing can reduce overall resource utilization and congestion.

As the well-known

Amdahl’s Law can be adapted to this matter, these hardware-centric optimization
techniques are theoretically limited by the inherent nature of the algorithm being
implemented. In order to maximize the number of possible optimizations, modifications
for efficiency should be taken into consideration during the initial development process of
the algorithm.
Image processing algorithms are typically developed using a high-level modeling
software suite such as MATLAB, Mathcad, or MAPLE. However, these tools don’t lend
well to creating code that can be considered implementation-efficient or “friendly.” An
algorithm whose operations can be mapped directly to a Hardware Description Language
(HDL) and/or in some cases C-code is considered implementation-friendly. In an effort to
bridge the gap between disciplines, much work has been done to facilitate algorithmhardware co-design, as will be discussed in the next chapter. Algorithms developed in the
aforementioned high-level programming languages often use intrinsic function calls that
buffer the algorithm developer from the detailed calculations, but result in dead-ends for
hardware/software designers attempting to identify fundamental operations.

Direct

translations of these high-level models into implementations result in overly complex and
generally inefficient designs. By taking advantage of the optimization opportunities
present during the development process of the algorithm, as well as applying proper
techniques for efficient hardware realization, a maximally efficient implementation can be
reached.
2

As the continuation of a sponsored research project for Hewlett Packard (HP), the
original goal of this work was to further evaluate the use of Field Programmable Gate
Arrays (FPGAs) as viable alternatives to Application Specific Integrated Circuits (ASICs).
The emergence of Dynamic Partial Reconfiguration (DPR) for FPGAs created the
possibility for image processing modules to be effectively swapped with modules of a
different functionality at run-time. By foreseeing the potential gains of masking dynamic
reconfiguration with active processing, R. Toukatly et al. and A. Mykyta et al. [2, 3]
developed a multichannel framework (MCF). A color space conversion (CSC) engine
provided by HP was used to initially evaluate this framework. A variety of image
processing modules was needed to further evaluate its viability.
A high-level model of a gradient-based segmentation (GSEG) algorithm [4], also
provided by HP, was chosen to evaluate the framework due to the number of different
image processing techniques inherent in the automatic segmentation of a color image.
During the process of converting this GSEG algorithm into an implementation, numerous
difficulties were experienced which led to the proposal of a design methodology for
algorithm implementation. Rather than just implement the algorithm directly for the
purpose of evaluating the framework, it was used as a test vehicle to take advantage of the
optimization opportunities inherent in the development phase of the algorithm. As a result,
this work presents a set of guidelines that, when followed during the algorithm
development phase, result in implementation-efficient and friendly algorithms. When
paired with a corresponding design flow, a methodology is formed that is coined Design
for Implementation (DFI).
3

This thesis demonstrates the DFI design methodology using the GSEG algorithm
as a test vehicle and leverages the resulting image processing modules to further evaluate
the multichannel framework. In the following chapter, the background of this work
presented, as well as several other research works that involve methods for realizing
efficient implementations. In Chapter 3, the algorithm modifications that lead to the
development of the DFI methodology are presented in significant detail. Chapter 4
describes the proposed methodology in two parts: the design flow and the accompanying
guidelines. With the methodology defined, Chapter 5 describes the development process
and the test setup used for implementing and evaluating the image processing modules.
Chapter 6 presents and discusses the results obtained from the image processing modules
and, also, the results from their use as an image processing pipeline. Finally, Chapter 7
concludes the research and also presents potential future work.
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Chapter 2:

Background

2.1 Related Work
The goal of achieving an efficient design implementation is paramount to drive cost
down. This requires design parameters such as execution time, silicon area, and power
consumption to be reduced. A number of methods for optimizing these parameters for
FPGA based implementations of algorithms have been used over recent years [1].
Exploring optimization at an even higher level of abstraction, the functional partitioning of
a design has yielded improvements compared to structural partitioning [5]. Additionally,
partitioning, while leveraging the dynamic partial reconfiguration feature, has been shown
to increase speedup [3]. These techniques, however, are all limited by the optimizations
inherent within the algorithm presented to the hardware/software engineer.
The corollary is that the algorithm be tailored for hardware before being presented
to the engineer who is responsible for implementation. This requires that the algorithm be
optimized by an experienced developer or an automated tool – such as a compiler. D.
Bailey and C. Johnston presented eleven algorithm transformations for obtaining efficient
hardware architectures [6]. While a number of these techniques such as loop unrolling,
strip mining, and pipelining could be handled by compilers, other practices such as
operation substitution and algorithm rearrangement require a human developer with
extensive knowledge of a given algorithm.

5

An automated compiler for generating optimized HDL from MATLAB was
developed by M. Haldar et al. [7]. By using the automated compiler to optimize the
MATLAB code, improvements in implementation parameters were shown as reductions in
resource utilization, execution time, and design time.

Although in some cases the

execution time was longer, the authors argued that the compiler significantly reduced the
design time. It could be further argued that an engineer would spend less time optimizing
the generated HDL than if he were starting from scratch. Regardless, numerous gains were
reported and were even increased with the integration of available Intellectual Property
(IP) cores, which are typically provided by the FPGA manufacturer in the synthesis tools.
These IP cores are capable of targeting specific structures within an FPGA, leading to
optimal use of resources.
In the case of image processing algorithms, the major design constraint is the
tradeoff between parameters such as speed, area, and power consumption on one hand, and
image quality on the other hand. The automated HDL from [7] produced identical results
to that of the original MATLAB algorithm, in terms of image quality. While this result is
ideal, it suggests that there are further optimizations that could be made, since many
applications exist that do not require perfect image quality.

Other research by G.

Karakonstantis et al. [8] proposes a design methodology which enables iterative
degradation in image quality – namely, Peak Signal to Noise Ratio (PSNR) – while
undergoing voltage scaling and extreme process variations. By defining an acceptable
level of image quality and identifying the portions of the algorithm that contribute most
significantly to the quality metric, the voltage supply can be scaled and process variations
6

can be simulated until the acceptable image quality threshold is reached. Theoretically, the
iterative approach ensures that an optimal design for the application is obtained.
It is apparent that additional gains can be made if cross-disciplinary collaboration
can be facilitated. Bridging the gap between algorithm developers and hardware/software
engineers to enable co-design is not a new idea. In fact, considerable research has been
done to enable collaborative design based on task dependency graphs. Research by K.
Vallerio and N. Jha [9] created an automated tool to extract task dependency graphs from
standard C-code, therefore supporting hardware/software co-synthesis. Vallerio and Jha
argued that large gains could be made in system quality at the highest levels of design
abstraction, where major design decisions can have major performance implications [9].
The use of these task dependency graphs to generate synthesizable HDL was
explored by S. Gupta et al. [10]. In this work, the SPARK high-level synthesis framework
was developed to create task graphs and data flow graphs from standard C, with the
ultimate result being synthesizable Register Transfer Level (RTL) HDL code. In addition
to generating a hardware description, code motion techniques and dynamic variable
renaming are used to work toward an optimal solution [10]. Another hardware/software
co-design methodology and tool, coined ColSpace after the “collaborative space” shared
between hardware and algorithm designers, was developed by J. Huang and J. Lach [11].
By using task dependency graphs to describe both the algorithm, and the hardware system,
the tool acts as an interface for co-optimization. This work also presents an automated
process for evaluating image quality compromised by transforms and the subsequent
tradeoff between utilization and performance [11].
7

2.2 Prior Research Leading to the Multichannel Framework
Previous generations of this research project evaluated several different dynamic
partial reconfiguration (PR) techniques in FPGAs using a CSC engine provided by HP.
The CSC engine is a multi-stage, pipelined architecture capable of converting color images
to a desired color space via pre-computed look-up tables. Originally, two main conversion
stages – one for three-dimensional inputs and one for four-dimensional inputs – existed
sequentially in the pipeline. This architecture lent well to DPR as only one module was
needed based on the number of dimensions presented at the input. As a result, a PR region
was defined within the engine such that it could be reconfigured for 3D or 4D processing,
as seen in Figure 2.1. Here, 3D processing would be resulting in a color space such as
RGB, whereas 4D processing would result in a color space such as Cyan-Magenta-YellowKey (CMYK).
R. Toukatly et al. first investigated different techniques capable of hiding the delays
associated with the configuration operation [2]. By pairing the FPGA with a host processor
via a PCI-Express (PCIe) interconnect, the capability of high throughput image processing
was added to the CSC engine. In one of the implementations from this work, see Figure
2.1, two separate CSC engines were instantiated enabling the overlapping of processing
and reconfiguration. However, since the configuration times were negligible compared to
the processing times for larger images, only minimal speedups were achieved. The best
case speedups were shown as configuration time and processing time converged to similar
8

durations. This research laid the groundwork for the development of the multichannel
framework.

Figure 2.1: R. Toukatly’s Dual-Pipe PR CSC Engine, Reproduced from [2].
Using the dual-pipeline latency hiding method from Figure 2.1 as a starting point,
A. Mykyta et al. developed a generic framework allowing for multiple processing instances
to operate simultaneously [3]. To facilitate concurrent and independent processing as well
as reconfiguration, five logically isolated channels were defined. In addition to creating an
instruction word format, the authors created an input/output abstraction layer to allow data
to be fed-to and read-from each processing channel within a 20 ns period. These additions
to the dual-pipeline design led to major improvements by allowing more than one channel
to perform image processing operations at a time. Both the PR and processing operations
were scheduled using a custom text file format that explicitly called out which operations
were to be performed and by which channels. These scripts were coined MCF job scripts
by the authors.

9

The multichannel framework is presented in Figure 2.2, and shows the numerous
changes made to the dual-pipeline design [3]. Namely, the CSC Register Bus (Reg-bus)
was eliminated from the design, allowing for data to be multiplexed into the various
channels. Another important aspect is that only one Internal Configuration Access Port
(ICAP), which controls the bit-streams used for reconfiguring the modules, is available for
a PR operation at any time.

Figure 2.2: A. Mykyta’s Multichannel Framework, Reproduced from [3].

2.3 The GSEG Algorithm as a Test Vehicle
Mentioned previously in the Introduction, a color image segmentation algorithm
was chosen to evaluate and validate the framework. This algorithm was therefore used to
as a test vehicle for the DFI design methodology. The GSEG algorithm is comprised of a
number of steps, some of which exhibit concurrency and others which are iterative. A

10

high-level block diagram of the GSEG algorithm is shown below in Figure 2.3, but does
not show the iterative nature of the region growth and region merging processes.

Figure 2.3: Block diagram of GSEG algorithm, Reproduced from [4].
The segmentation algorithm begins with a color space conversion from the sRGB
color space to the 1976 CIE L*a*b* color space. This conversion is necessary because the
CIE L*a*b* color space models more closely the human visual perception [4] than the
sRGB color space – which was designed as a device-independent color definition with low
overhead [12]. The use of the CIE L*a*b* space as the basis for creating the edge map
produces segmentation maps that more closely resemble those generated by humans [4].
This color space conversion can be partitioned into three smaller steps. The first two steps
convert the 8-bit sRGB pixels into linearized sRGB values, followed by the conversion to
CIE XYZ values. Finally, the CIE XYZ values transformed into 8-bit CIE L*a*b* values.
The conversion from linear sRGB to CIE XYZ uses constants derived from a Bradford
chromatic adaptation [13]. These transforms are presented in detail in the next chapter.
The vector gradients are calculated next based on the CIE L*a*b* color image.
Each color plane has two corresponding gradients, one in the x direction and another one
in the y direction. An edge map is created by combining all six vector gradients into one
edge map. The edge map is used to generate adaptive thresholds and to seed the initial

11

regions of the image. The region growth and region merging processes are iterative, but
the number of iterations to be performed is adjustable via segmentation parameters. The
final region map is merged with a texture model – based on local entropy filtering – to
produce a segmentation result.

The segmentation map consists of clusters of similar

pixels, deemed so based upon color, texture, and spatial locale relative to edges.
The overall process of automatic image segmentation has a variety of applications,
including video surveillance and medical imaging analysis [4]. Two specific examples of
these applications, respectively, would be the identification of a camouflaged object on the
ground in an aerial photograph and the identification of potentially cancerous tissue in a
magnetic resonance imaging (MRI) scan. This thesis presents modifications to the color
space conversion and vector gradient steps of the segmentation algorithm as test-beds for
the development and validation of the DFI methodology.
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Chapter 3:

Algorithm Modifications

3.1 Design for Implementation Test Vehicle
Before any modifications are made to the algorithm, all high-level intrinsic
functions must be recoded, i.e. replaced with explicit known fundamental operations. This
step is essential for an implementation-friendly design, and for one that can be translated
to any implementation platform. There may be cases where high-level function calls can
map directly to a specific intellectual property (IP) core of a given synthesis tool, however
the number of these cases is most likely small. It is, however, expected that basic arithmetic
operations are readily available as IP cores for a variety of synthesis tools. For the
modifications to our GSEG algorithm, the knowledge of available IP cores within the
Xilinx software suite was critical [14]. In this chapter, we present the modifications to the
GSEG algorithm in “low-level” MATLAB code, which means that all high-level intrinsic
functions have been recoded.
Our algorithm begins with a device-independent color definition of an image in the
sRGB color space [12]. Each pixel consists of three 8-bit color values – red, green, and
blue values. The first step in converting between color spaces is to normalize these pixel
values. This is done by dividing each color value by the maximum possible value in the
range, as seen in the group of Equations 3.1a. This step results in values between zero and
one, which require either floating-point or fixed-point representation. Since the floatingpoint representation of numbers is more complex than the fixed-point representation, and
13

requires special floating-point units for processing, fixed-point representation is chosen.
As a result and as shown in Equations 3.1b, normalization can be removed.
=

÷ 255.0

=
=

=
=

÷ 255.0

=

÷ 255.0

÷ 255.0 256.0 ≅

÷ 255.0 256.0 ≅

÷ 255.0 256.0 ≅

(3.1a)

(3.1b)

In the original algorithm, a piecewise-wise transform follows the normalization
step which results in linear sRGB values. Note that in Equations 3.2a the normalized pixel
values are compared to a fractional number less than one. The pixel values in our modified
algorithm are 8-bit integers at this stage, and must be compared to a value on the same
scale. In Equations 3.2b, the fractional number 0.03928 has been scaled up by 28 in order
to make a valid comparison. In the first alternative of the if-clause described in Equations
3.2a, a division is required. Regardless of how this division is implemented – whether by
repeated subtraction or by successive right shifts while checking that the remainder is larger
than the divisor – it is a time consuming step. Knowing that a bit shift to the right by one
place is effectively a division by two, this stage can also be removed by accepting an
approximation. If the constant 12.92 is rounded to 16.0, the division can be replaced by
four successive shifts to the right. With the division step removed completely, the second
case of the piece-wise function becomes our focus.
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In the second case of the if-clause, the exponent of 2.4 can be distributed to the
numerator and denominator by using basic algebraic manipulation and exponentiation
identities. To raise a number to the exponent of 2.4 is not a standard operation and requires
a relatively large amount of custom design time. By approximating this exponent with 2.5
and using another exponentiation identity, raising an arbitrary number to the exponent of
2.5 becomes the product of the number’s square and square root. Squaring a number is
effectively a multiplication with itself and square rooting can be implemented via the
available CORDIC IP core [14]. Looking at the denominator, the division by a constant
can be replaced with a multiplication by the inverse of the constant. Since the inverse of
the constant is less than one, it is scaled up by 28 so that integer multiplication can be
performed. Finally, focusing on the numerator, the constant being added must be scaled
by 28 to match the scaling already applied to the 8-bit sRGB values. The piece-wise
function after the application of these modifications is shown in Equations 3.2b.
,

,

=

=

&'(& )

,

=+
=+

,

=

,

,

≤ 0.03928

÷ 12.92

÷ 12.92

÷ 12.92

> 0.03928

+ 0.055./
1.0550

+ 0.055./
1.0550

15

1.2

1.2

(3.2a)

=+

,

,

,

+ 0.055./
1.0550

=

≤ 10

=

&'(& )

=,
=,
=,

,

≫4

≫4

=

≫4

> 10

,

1

1.2

+ 14. 5,
1

+ 14. 5,
1

+ 14. 5,

(3.2b)

+ 14. 56.0

+ 14. 56.0

+ 14. 56.0

With the first transform in the color conversion process modified, the conversion
from the linear sRGB color space to the CIE XYZ color space follows next [12]. As shown
in Equation 3.3a, the RGB values are arranged as a column vector and pre-multiplied by a
3x3 matrix of constants. In order to facilitate integer arithmetic, all elements of the constant
matrix are scaled by a factor of 212. With additional down scaling implied in Equation
3.3b, the results of this transform are comparable to the original algorithm with a scaling
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factor of 216. As can be seen, there is not much else that can be done to this stage to make
it more implementation-friendly. Matrix multiplication is easily mapped to an FPGA via
the use of multiply-accumulate operations, a standard method in digital signal processing
(DSP). Rather than creating our own custom core to implement this operation, an existing
IP core has been used and our overall design time has been shortened.
7
0.4361
68 : = 60.2225
9
0.0139

7
1786
68 : = 6 911
9
57

0.3851
0.7169
0.0971
1577
2936
397

0.1431
0.0606: 6
0.7141

586
248 : 6
2924

:
:

(3.3a)

(3.3b)

Once the pixel values are converted to corresponding values in the CIE XYZ color
space, the final conversion to the CIE L*a*b* color space is performed [13]. Note that the
following constants – based on a reference white point – are needed for this transform: Xn
= 0.964203, Yn = 1.000, and Zn = 0.824890. Equations 3.4a, 3.5a, and 3.6a, show that the
X, Y, and Z values from the previous transformation step need to be divided by these

constants. In the case of 8 8 , the constant is one and no division is required. For the
<
other two cases, division could be replaced by a multiplication with the inverted and scaled
up constants. However, since the inverted constants are approximately one, we have
chosen to eliminate this step completely. These modifications are captured in Equations
3.4b, 3.5b, and 3.6b.
=∗ = 116 ,8 8 . − 16
<
=∗ = 116
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8 − 16

(3.4a)
(3.4b)
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E ∗ = 200 A ,8 8 . − ,9 9 .B
<
<
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8 −
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(3.5a)
(3.5b)
(3.6a)
(3.6b)

Function f(x) is a piece-wise function [13] and is given in Equation 3.7a. Since the
input values to this step are scaled by a factor of 216, the constant value that the input values
are compared against must also be scaled by the same factor – which is a similar
modification to the one performed in Equations 3.2a. In the first case of Equation 3.7a, a
cube root operation is required. To create a custom core to perform this operation would
be time consuming and there are no pre-existing Xilinx IP cores for this operation. Using
a set of basic algebraic manipulations, the cube root operation can be replaced by the
product of multiple square root iterations, as shown in Equation 3.7b. To handle the second
case of Equation 3.7a the constant 7.787 can be rounded to 8.0, which effectively replaces
the multiplication with a three bit-shifts to the left. The addition of a constant value must
be scaled by 216 in order to match the scaling already applied to the input value. These
changes are shown in Equation 3.7b.
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) > 580
) ≤ 580

(3.7a)

(3.7b)

The resulting CIE L*a*b* pixel values are finally scaled to 8-bit integer values
using equations 3.8 and 3.9. Note that the results from equations 3.4a, 3.5a, and 3.6a have
been labeled with apostrophes to avoid duplicated symbols. For Equation 3.8, the division
by 100 can be combined with the multiplication by 255, resulting in a multiplication by 26
– not shown. The addition of a constant needs no modifications in Equations 3.9.
=∗ = 255 ,

=∗

100.0.

@∗ = @∗ + 128.0
E ∗ = E ∗ + 128.0

(3.8)
(3.9)

Once the color space conversion is completed, the vector gradients of each color
plane are calculated. As mentioned in the previous chapter, two vector gradients must be
computed for each color image plane. The gradient calculation is basically a difference
calculation between neighboring pixels, and is shown in Equations 3.10 and 3.11. The
division by two is avoided by scaling both cases of the piecewise function by two. This
scaling factor can be removed when the results are imported into MATLAB, preserving
the precision required by this stage. By inspection, the operations performed to calculate
the gradient in the x direction are nearly identical to those used for the y direction. The
only differences are the variables that are indexed and the limits m and n.

For

implementation, it is important to note that the image cannot be indexed bi-directionally as
it would in MATLAB. The input pixels must be loaded sequentially, and their relative
position in time is referenced to t. By pre-arranging the CIE L*a*b* results in both a rowmajor format and also a column-major format, one design can be used for both directions
of the vector gradient. The only additional point of consideration is that the number of
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rows m or columns n must be specified in conjunction with the input format of the image.
By modifying the instruction set of the framework (MCF), a custom user instruction has
been added to load the appropriate value, which is denoted by k in Equation 3.12, and
discussed in more detail in the next section.
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3.2 Modifications to the MCF Instruction Set
One of the major improvements A. Mykyta made to R. Toukatly’s Dual-Pipe
Framework was the implementation of an instruction-based interface and a corresponding
instruction set [3]. This interface organized input data into 8-byte packets which served as
instructions or bursts of raw data, allowing for minimum overhead when transferring large
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amounts of data. The generic instruction word format, seen in Figure 3.1, was built to meet
requirements for PR and the HP CSC engine, while also allowing for custom user actions
to be added in the future.

Figure 3.1: A. Mykyta’s Generic Instruction Word Format, Reproduced from [3].
Leveraging the flexibility of the instruction word format, a new instruction word
was created for the vector gradient modules. The custom user instruction Ld Gradient
Counter is automatically sent after the Flush MCF and Channel Sync commands when the
vector gradient processing module is specified in the MCF job script. This command loads
a register in the custom user circuit with the height or width, in pixels, of the image being
processed. This value was denoted by k in the previous section and is required to trigger
special cases of subtraction when the edges of the image are being processed. By
modifying the instruction set to add this capability to the user circuit, one vector gradient
module was able to be used for both the x direction and y direction gradients.
The various operations built into the instruction set were separated into nonprocessing commands and CSC commands. The instruction added during the course of
this work has been classified as a custom command, as it does not pertain to HP’s CSC
engine, a PR operation, or other routine channel control operations. A summary of all
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current MCF instructions is presented in Table 3.1, with the custom command appended to
the instruction words from the work of A. Mykyta et al..

Bit Position

63

62

User
Instruction

Burst
Start

0
0
0
0

0
1
0
0

0
1
0
0

0x0
0x1
0x2
0x8

0x00
0x61
0x02
0x08

1
1

0
1

0
0

0x1
0x2

0x81
0xC2

1

1

0

0x5

0x85

Non-Processing Commands:
No Operation
Start PR Burst Data
Flush MCF
Channel Sync
CSC Commands:
Reg-Bus Write
Start Pixel Burst
Custom Commands:
Ld Gradient Counter

61

60 ... 56

PR
Operation Resulting
Opcode
Instruction

Table 3.1: Supported Instruction Word Opcodes, modified from [3].

The corresponding packet format for the Ld Gradient Counter custom instruction
word is shown in Figure 3.2. The packet format is very similar to a Start PR Data Burst
instruction or a Start Pixel Burst Instruction. The similar format allowed for a very quick
and effortless implementation of the new instruction. The modified packet format diagram
is included for completeness and shows how all 8-bytes are used for each instruction. Note
that gray areas in the figure represent bits that are unused.
63 56
0x00

55

No Operation

63 56
0x61

55

Start PR Data Burst

0

32

31

0
burst_count

63

32
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31

0

PR Burst Data

pr_word_1
63 56
0x02

55

Flush MCF

63 56
0x08

55

Channel Sync

63 56
0x81

55

Register Write

55

Start Pixel Burst

63 56
0xC2

Ld Gradient Counter

0

4

50

32

3
0
channel_id

31

0
reg_data

32

31

0
burst_count

48
csc_data_3

63 56
0x85

49
reg_addr

63
Pixel Burst Data

pr_word_0

47

32

31

csc_data_2

55

16
csc_data_1

32

15

0
csc_data_0

31

0
pixel_count

Figure 3.2: Packet Format, Modified from [3].
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Chapter 4:

Design for Implementation

In the previous chapter, the first steps of the GSEG algorithm were modified to
achieve an efficient implementation in an FPGA. The design flow used during this process
was documented and a set of design guidelines were generated from observations. The
design flow and guidelines have been paired to develop a general methodology for tailoring
algorithms for implementation.

In this chapter, the Design for Implementation (DFI)

methodology is presented in detail.

4.1 Design for Implementation Flow
In order to justify or validate the algorithm modifications presented in the previous
chapter, a metric is needed to observe and evaluate changes in the resulting image. With a
metric selected, a threshold is chosen based on what is considered acceptable image
degradation for the given application. The selection of image quality metrics and the
definition of tolerable error serve as the initial step in the DFI flow, which is illustrated in
Figure 4.1. The image quality metrics used to evaluate the GSEG algorithm modifications
are discussed in more detail in the next chapter.
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Figure 4.1: The Design for Implementation Iterative Flow.
As mentioned in the Introduction, the next step in the implementation process of an
algorithm is to replace the intrinsic functions. The reduction of these intrinsic functions to
fundamental operations, or low-level code, is a vital step since any HDL code needs to be
written in terms of these operations. The low-level code serves as a basis for justifying all
modifications made to the original algorithm and is recommended to be written in the same
high-level programming language as the original image processing algorithm. Next, the
conversion of the low-level algorithm to C-code is performed. This step is not absolutely
necessary, but can be used to generate a bit-exact model to compare with future HDL
results. Finally, functions for different image quality metrics can also be easily written in
these languages, may even be intrinsic, or exist already.
Once the sequence of fundamental operations has been detailed in low-level code
or C-code, the operations are partitioned into pipeline stages. These pipeline stages
represent a series of operations that can each be performed within a clock cycle, and can
also serve as intermediate test points. The chosen image quality metrics can be generated
after each stage in order to validate a small number of algorithm modifications at a time.
In addition to the testing of the fundamental operations, the high-level modeling languages
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lend well to the generation of test vectors that are necessary to validate any C and HDL
code. After laying out the pipeline stages, the design is prototyped using an HDL such as
Verilog or VHDL. Again, the results generated from the HDL, whether from a test bench
or emulation, can be verified using the same high-level programming language as before.

4.2 Design for Implementation Guidelines
As presented in Chapter 3 and validated by the results in Chapter 6, during the
design for implementation process of the GSEG algorithm, it was discovered that a number
of changes made to the original algorithm resulted in a more efficient implementation.
These were compiled into a set of guidelines that, when coupled with the design flow, form
the DFI methodology.
At the present time, the DFI guidelines are:
•

Selecting an appropriate image quality metric and defining a tolerable amount of
degradation.
The tolerance for error in the overall result of the algorithm is a valuable parameter

as it will be used to validate all modifications made to the original algorithm. Once it has
been defined, it serves as the basis for evaluating the results of the remaining guidelines.
This prevents striving for functional correctness at a higher precision than is required by
an application, a practice which should be avoided as much as possible.
•

Using minimal operand representation ranges.
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In high-level models of algorithms, standard operand sizes are often used. This is
perfectly acceptable for achieving functional correctness, but implementing a 64-bit
floating-point number is very costly, especially if only eight to sixteen bits are required.
Selecting efficient representation ranges for operands is an easy way to reduce resource
utilization and congestion during implementation.
•

Using scale factors to represent fractional numbers as fixed-point integers.
o Subsequently, using integer arithmetic units whenever possible.
The use of floating-point numbers also requires the use of floating-point arithmetic

units. This can be avoided by using large constant multipliers as scale factors. By scaling
fractional numbers up to integers, any required amount of precision can be preserved. This
allows for the use of standard integer arithmetic units, which require fewer resources than
floating-point units.
•

Rounding constant multipliers/divisors to powers of two.
When the second operand of a multiplication or division is a constant that can be

reasonably rounded to a power of two, the operation can be effectively eliminated. The
determination of “reasonably” is left to the expertise of the algorithm developer and his
definition of tolerable degradation. If this method of rounding is not acceptable, round
constants to the nearest integer and try to apply the next guideline.
•

Avoiding division at all costs.
As was mentioned in the previous chapter, division can be performed in a variety

of ways, any of which are costly. In the cases where the divisor is a constant, division can
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always be replaced by multiplication. The constant can be inverted, and if a fractional
portion remains, another scale factor can be applied to facilitate integer multiplication. For
cases where the divisor is not a constant and no simplifications exist, then action should be
taken to use a division algorithm that is most efficient for the application. This may require
weighing a tradeoff between execution time and resource utilization.
•

Using pre-existing IP cores whenever possible.
Chances are that most of the operations required by an algorithm have already been

implemented as IP cores or even custom cores. Having a working knowledge of the cores
available to the hardware designer should influence the operations chosen by the algorithm
developer when the DFI methodology is applied.
•

Accepting an approximate operation.
For cases where no pre-existing cores are applicable, an approximate operation may

be required (e.g., approximation of the cube root presented in Chapter 3). Consider suitable
replacement operations and evaluate their effects based on metrics or subjective evaluation
of the resulting image. A custom core or adaptation of an existing core may ultimately be
necessary if the approximation is not tolerable.
•

Applying the DFI process iteratively.
With a tolerable level of image degradation already defined, multiple iterations of

the DFI process can be performed until a maximally efficient design is achieved. As G.
Karakonstantis et al. noted in [8], different portions of a given algorithm can contribute
different amounts to overall image quality.
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Numerous combinations of different

modifications could result in reaching the threshold of image quality; however, some may
be more efficient than others in terms of standard implementation parameters. That is, the
tolerable level of image degradation may be reached solely by maximally reducing the
representation range of the operands and data buses. On the other hand, the same level of
image degradation could be achieved by balancing a reduction in representation range and
also an approximation of an operation. These tradeoffs should be considered by the
designer in order to achieve a truly efficient algorithm implementation for their given
application.

4.3 General Applicability of the Proposed Methodology
The major benefit of the DFI methodology is that it is ultimately flexible in nature.
As algorithm developers likely have their own design process based upon experience, it
was imperative to propose a design methodology that could be used as an addendum to
their current processes. This allows the methodology to be applied to algorithms that have
already been designed, as well as algorithms that are currently in development. Once a
developer has been introduced to the concepts of designing for implementation, it is likely
that many of the guidelines will be taken into account as supplemental procedures during
their own design process.
An additional benefit of the methodology is that it is inherently an iterative process,
meaning that multiple iterations of its application to an algorithm will eventually converge
to an optimal solution. This concept, however, also presents a potential pitfall. As has
been mentioned previously in this work, different aspects of an image processing algorithm
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can contribute differently to overall image quality [8], but also impact other design
parameters. Elaborating further, an inexperienced developer could spend the majority of
their time attempting to optimize a portion of the algorithm that won’t result in a noticeable
reduction in execution time, logic utilization, or power consumption. For this reason, a
method of analyzing the savings attributed to the different guidelines presented in the
previous section would be useful. This could be done with a type of cost-table solution for
different transforms and guidelines, but such an addition would be done as future research
and would require the application of this methodology on a variety of image processing
algorithms.
The flexibility of this methodology provides potential for it to be applied in other
areas of digital implementation. Although the proposed methodology was designed with
image processing algorithms in mind, a majority of the concepts presented in the guidelines
are applicable to any type of digital processing algorithm that needs to be implemented in
hardware, such as any DSP algorithms. Before it could be applied to other fields, however,
a tolerance for error would need to be defined specific to the application desired. That is,
a parameter that is analogous to image quality in this work would need to be identified.
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Chapter 5:

Implementation of the Test

Vehicle
In the previous two chapters, an example of designing an algorithm for
implementation and a design for implementation methodology were shown. The DFI
methodology can transform high-level MATLAB code into synthesizable HDL code,
according to the design flow presented in Chapter 4. In this chapter, the overall process of
implementing the various modules from MATLAB code is described in detail. More
specifically, the conversions between different programming languages and programming
levels are discussed.

5.1 Conversions between Programming Languages
As was introduced earlier in this work, algorithms are often developed using highlevel modeling languages such as MALAB or MAPLE. While these languages are well
suited for fine-tuning parameters and quickly testing an algorithm, they do not discretely
call out hardware resources. For this reason, the first step leading to synthesizable HDL is
to dissect the algorithm within the high-level modeling language. By dissecting the
algorithm, the fundamental operations can be identified and used to replace any intrinsic
functions that have been called. This is a crucial step for targeting hardware and for even
writing C-code, as MATLAB functions (for an example) do not always directly translate
to functions in C.
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Converting the high-level model of the algorithm into a low-level model, using the
same programming language, is a relatively quick way to verify that the fundamental
operations and representation ranges identified were correct. Once the low-level model is
written in terms basic operations or functions for which the details are known, a C-code
version can be written. In principal, a C-code model could be written directly from the
high-level model of the algorithm, however it would not be as easy to verify the operations.
Regardless of whether or not a low-level model is created as an intermediate step, the
conversion from a high-level modeling language to C-code presents a number of
difficulties.

Using MATLAB as an example language for a starting point, the

complications experienced from a conversion to C-code are presented here.
The first problem encountered was the ability for an intrinsic function to have other
intrinsic functions called as the input. The nesting of multiple functions as the input of a
function presents two kinds of challenges. One challenge is that this piece of code is much
longer and more complex than it seems at first glance. The dissection of one of these lines
of code, depending upon the level of nesting involved, can take considerably longer than
expected resulting in poor estimations of overall development time requirements.

A

second challenge arising from this coding style is that the code becomes much more
difficult to navigate and step through in the debugger. One must take careful consideration
to track which function they are actually stepping through. The representation ranges and
variable types being used may change throughout these nested functions and must also be
taken into consideration.
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This leads directly into the next difficulty experienced with such a conversion
between languages. Most MATLAB functions have multiple options for a given operation
based on the input type, since the input types aren’t known until execution time.
Additionally, input parameters can be added to certain intrinsic functions or defaults will
be used if none are specified. These make a conversion to C-code more difficult, as some
functions may change based upon input type. One example of this is the basic histogram
function. Without going into great detail, one can see that the creation of an 8-bit histogram
is slightly different than that of a 16-bit histogram. Again, this would likely not be
considered when writing the high-level model in MATLAB, however, when writing a Ccode model these details need to be known.
Other complications are the special operators that are intrinsic within MATLAB.
Operators such as [ ], ‘, and (:) are specifically matrix declarations and matrix math
operations. The [ ] operator is used to declare arrays and matrices in-line, and the (:)
operator is used to denote an entire row of an array. The special operator ‘ denotes a matrix
transposition, which would require a number of for-loops to implement in C-code.
Additionally, the matrix mathematic versions of multiplication and division require
multiple for-loops to implement. There are number of other special operators that do not
map directly to a C function, adding complexity to the conversion between languages.
As mentioned earlier in this section, the input types are not known to the function
until execution. To add to this complication, the sizes are not known either.
following lines of MATLAB code as an example:
%%Sample MATLAB Code:
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Take the

A = [1 2 3; 4 5 6; 7 8 9;];
B = [5 5 5; 5 5 5; 5 5 5;];
C = A(A>B)
D = A>B

The results from the sample code are as follows:
C =

7
8
6
9

D =

0
0
1

0
0
1

0
1
1

In this simple example code, two three-by-three matrices were defined. In the third
line, C is calculated at run-time to be a four-by-one column vector of type double. Note
that only two special operators were used in the line where C was calculated and that the
inputs A and B were both of type double. In the fourth line of the sample code, D is
calculated using only one special operator and the result is a three-by-three matrix of type
logical. This sample code shows how simple nuances between two lines of code can
change both the size and type of results, based on the indexing involved for calculating C.
When converting to C-code, the designer needs to take into account the variable types and
sizes that are the result of a function execution.
The final hurdle when converting from MATLAB to C-code is one that cannot be
jumped, figuratively speaking.

Certain intrinsic MATLAB functions are considered

proprietary and are therefore off-limits to the casual user. Within the code of the function,
these are known as MTALAB executables (MEX-files) and will take the place of the
function details that one may be trying to discover or step-into with the debugger. Since
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these functions don’t give the user any insight as to what calculations are taking place, the
only way around them is to research similar functions. Once a number of possible functions
are found from literature, they can be modeled in MATLAB and the results can be
compared. In some cases, the algorithms found during this research may have results that
match MATLAB’s results exactly. Other times, an approximation can be found and the
results have to be deemed acceptable for the application in order to move forward.
In fact, for almost all algorithm steps presented in Chapter 3, the results were
reproduced exactly with the low-level model (without modifications). For the conversion
from sRGB to linear sRGB, an approximate function is being used.

The color space

conversion function implemented by MATLAB uses curve-fitting procedures that were
deemed inefficient for the hardware implementation in this work. A review of literature
regarding color space conversions found an alternative piecewise function for the
operation, which was shown in Chapter 3. The results produced by the low-level model of
the alternative function were deemed to be acceptable for the application when compared
to the intrinsic MATLAB function’s results.

5.2 Image Quality Metrics and Validation
Since the original GSEG algorithm is written using MATLAB, it is natural to use
MATLAB to create the low-level model of the GSEG algorithm and therefore to validate
its results. The first step in applying the DFI methodology, as was presented in Chapter 4,
is to identify a metric, or a number of metrics, to be used for evaluating algorithm
modifications. In order to validate the algorithm modifications made in Chapter 3, Section
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1, test images and image quality metrics are selected. The same images database used for
evaluating the GSEG algorithm [15] is selected to evaluate the DFI methodology. By using
this database, any degradation or effects on the overall segmentation maps can be assessed
by comparison with original GSEG results.
Next, the image quality metrics are selected.

Those chosen include: the 2-

dimensional correlation coefficient [16] (CORR2), the peak signal-to-noise ratio [17]
(PSNR), and the structural similarity index [18] (SSIM). Each of the metrics selected can
only compare two two-dimensional image planes, which are represented by variables f and
g in the equations presented in this section. Thus, if an RGB image is being compared to
a known good image, three CORR2 results would be calculated, one for each red, green,
and blue plane.
The 2D correlation coefficient is selected for its ease of use, as it is an intrinsic
MATLAB function. Another advantage is that it produces a single result, between zero
and one, as opposed to a matrix of results for the image plane being validated. The CORR2
function shows the linear dependence, or lack thereof, between the two planes by way of
Equation 5.1, and the result is denoted by r.
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The next two image quality metrics are chosen based on a literature review of
industry standard methods for comparing the likeness of two images, the first of which is
the Peak Signal to Noise Ratio. Calculating the PSNR is a two part process, beginning
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with the Mean Squared Error (MSE) in Equation 5.2a. The PSNR is then calculated in
decibels using the MSE and the total number of bits used to represent a pixel’s value,
denoted as b in Equation 5.2b.
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(5.2a)
(5.2b)

The structural similarity index (SSIM) is the final metric selected to evaluate the
modifications made to the GSEG algorithm. The SSIM method is chosen in addition to
the PSNR method, since it has been shown that specific cases of image degradation are not
reflected by the PSNR [18]. Namely, when the MSE is equal to zero the PSNR does not
reflect the difference in image quality. Although the SSIM equations are not presented
here in detail, they can be found in their original publication [18]. The authors also
provided a MATLAB function for calculating the SSIM index, which is used in this work
[19].
Since one of the image quality metrics is an intrinsic MATLAB function and
another is provided in MATLAB from [19], it is again natural to validate the modifications
using MATLAB. To reduce the overhead of testing for future images, a number of
MATLAB scripts were written to automate the process. The loading of known good
images, reorganization of pixels, scaling, and displaying of results are just some of the
functions handled by the scripts. These scripts are used to evaluate the images at every
step throughout the DFI design flow such as low-level MATLAB code results, C-code
results from the host PC, Verilog test bench results, and MCF emulation results. The
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repetitive use of the scripts ensured that there were no discrepancies or user errors between
tests.

5.3 Test Setup
This section describes the software and hardware used throughout this work. The
high-level programming language used was MATLAB version 7.11.0, release name
R2010b. All low-level code was written in MATLAB, as well as functions for generating
image quality metrics, when not provided. For generating HDL, Xilinx ISE Design Suite
14.5 was used. Plan Ahead version 14.5, with a Partial Reconfiguration license, was used
for generating bit-streams while iMPACT was used for programming. The FPGA targeted
was a Virtex-6, as part of the Xilinx ML605 XC6VLX240T-1FFG1156 evaluation board.
All programming of the FPGA was performed via JTAG over USB.
All software tools were used on a Windows 7 PC (x86, SP1) with an Intel Core 2 Duo
CPU (2.4 GHz) and 3 GB of RAM. For C-code generation and testing, a separate PC was
used running Linux Fedora 10 (2.6.27.5 Kernel version) which also had an Intel Core 2
Duo (2.4 GHz) CPU. This PC is commonly referred to as the host PC throughout this thesis
and had 2 GB of RAM. The PCIe slot was populated with the ML605 FPGA card. Code
was written and modified using gedit, and compiled with the GNU C compiler and GNU
make. All of this information is presented in list form as Appendix A, located after the
References.
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Chapter 6:

Results and Discussions

In this chapter, the results from emulating the first steps of the GSEG algorithm are
presented and discussed. First, the algorithm modifications made in Chapter 3 are validated
using the image quality metrics presented in Chapter 5. Next, some emulation result
images are shown in comparison to the known good images. Finally, design parameters of
interest are presented. These include logic utilization, power consumption, and execution
time for each processing module.

6.1 Validation of Algorithm Modifications
The following results represent different image quality metrics for each stage of the
algorithm. Two images were selected from the database, one of which was of two deer
(321 pixels by 481 pixels) and another of which was two officers in front of a clock tower
(481 pixels by 321 pixels). The test points compare original algorithm results generated in
MATLAB with the modified algorithm results generated from implementation within the
FPGA. In the presentation of the vector gradient results, for a given image plane gradients
corresponding to the x direction are denoted by
to the y direction are denoted by

. Likewise, gradients corresponding

. It is important to note that these results represent

each stage tested independently from one another, meaning that results from each stage of
the original, unmodified algorithm are used as test inputs.

This ensures that any

degradation from a previous stage does not affect the outcome of the stage being evaluated.
In this paper, the modifications of each stage are evaluated individually. Future work will
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evaluate the degradation from all stages sequentially and the overall effects of this
processing on the segmentation map.
Figure 6.1, below, displays the 2-dimensional correlation coefficient [16] (CORR2)
values for each image plane at all test points. As is shown, the results are nearly ideal for
almost all cases. In the CIE L*a*b* case, the error is attributed to the approximation of
the cube root and the nature of the equations 5b and 6b, where the input values are
subtracted from one another. Specifically, due to the reduction in representation range, the
subtraction operands may become equal.

Figure 6.1: Two-dimensional correlation coefficients for all modified stages of the GSEG
algorithm. The right-hand side shows an enhanced view of the range from 0.99 to 1.00.
The second image quality metric results, PSNR values, are presented in Figure 4,
shown below. These values are in decibels and have a maximum value of infinity, in the
ideal case where mean squared error is zero. The two cases of PSNR values of 120.0 dB
in Figure 6.2 are actually infinity because the mean squared error was zero. Again, lower
values in the CIE L*a*b* are due to the same source of error as explained in the previous
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paragraph. The PSNR values of all other stages suggest very little difference between
images, and a human visual check confirmed the assumption.

Figure 6.2: Peak signal-to-noise ratios for all modified stages of the GSEG algorithm.
Finally, Figure 6.3 displays the SSIM values for all stages of the algorithm. SSIM
indices can range from zero to one, and represent an average of indices across a number
of windows in the images. The default parameters for the K factor and windowing
function were used [17], but the dynamic range was modified to match the scale factors
applied to each of the individual stages. It is important to note that the y-axis in Figure
6.3 does not begin at zero, but rather at 0.55 to enhance the resolution for the near-ideal
values.
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Figure 6.3: Structural similarity indices for all modified stages of the GSEG algorithm.
The results presented in this paper suggest that modifications can be made to an
algorithm design with minimal effects on image quality. All image planes are subject a
human visual check in addition to the image quality metrics. This ensures that there are
no cases of image degradation that were missed by the metrics.

6.2 Cases of Significant Degradation
The image quality data presented in the previous section suggests that the first two
GSEG modules implemented produced ideal results. Since there was negligible image
degradation, the linear sRGB results and CIE XYZ results are not discussed in this section.
The CIE XYZ to CIE L*a*b* conversion, which featured the approximation of the cube
root via successive iterations of a square root and a multiplication, was expected to be the
most compromising implementation in terms of image quality. The results from the
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previous section confirmed this hypothesis. Degradation was visible for this module and
two separate cases are shown in the next paragraph.
The first case shown is for the picture of two deer, referred to as deer.jpg in the
previous three figures. Two images are shown for comparison in Figure 6.4 and Figure 6.5
of the known good image and the MCF emulation result, respectively. Although they are
shown in black and white here, color versions are provided in Appendix B, at the end of
this thesis. The degradation is more easily seen as “fuzziness” in a blown up version of
the image on the right, however, at this size one would struggle to find any major
discrepancies.

Figure 6.4 (LEFT): The GSEG result in the CIE L*a*b* color space.
Figure 6.5 (RIGHT): The MCF result in the CIE L*a*b* color space.
The second case shown is for the picture of two officers standing in front of the Big
Ben clock tower, referred to as bigben.jpg in the image quality bar graphs. Two images are
shown for comparison in Figure 6.6 and Figure 6.7 of the known good image and the MCF
emulation result, respectively. Again, black and white versions of the images are shown,
but the color versions can be found in Appendix B. In this case, the degradation is much

43

more visible in the form of striations in the sky of the picture. This is a good example of
the content of the image may react differently to the modifications made in the algorithm.
On one hand, the image of the deer would appear to be almost identical, but on the other
hand the image of the two officers might be considered unacceptable. Such is not the case
for our GSEG algorithm, as features such as texture modeling can be tuned to avoid
segmenting the striations. These results confirm that different applications can tolerate
different amounts of degradation.

Figure 6.6 (LEFT): The GSEG result in the CIE L*a*b* color space.
Figure 6.7 (RIGHT): The MCF result in the CIE L*a*b* color space.
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Similar to the first two modules implemented, the vector gradient module produced
ideal results. In fact, all CORR2 and SSIM results were equal to the ideal value of 1.000.
The PSNR values ranged from 72 dB to 106 dB across the variety of image planes. These
results were also expected due to the simple nature of integer subtraction in the calculation.
For another configuration used in testing, the MCF was instantiated with a different
user-circuit in every channel. Each of the four GSEG modules from this work, and a fifth
null channel, were implemented as static channels to show the flexibility of the framework
with different types and sizes of algorithms. A basic block diagram of this implementation
is shown in Figure 6.8.

Figure 6.8: Block Diagram of the MCF with all GSEG Modules, Modified from [3].
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This implementation was also used to evaluate the total amount of image
degradation seen from using the modules successively. With the output of each GSEG
module being fed back into the framework as the input of the next module via the host PC,
a sequential pipeline was emulated. Using portions of the GSEG algorithm in MATLAB,
the emulation results were loaded and used to calculate an edge map. The original GSEG
edge map of the two deer is shown in Figure 6.9, while the edge map generated from the
successive emulations is shown in Figure 6.10. It is important to note that the images are
being displayed using a scale function, and as a result of the noise introduced in the MCF
result the edges do not appear as bright compared with the MATLAB result. The edge
maps of the deer have a CORR2 of 0.3041, a PSNR of 17.9572 dB, and a SSIM Index of
0.5355. These image quality results suggest a significant amount of image degradation;
however, an inspection of the images shows that this is an acceptable amount of
degradation.

Figure 6.9 (LEFT): The Edge Map generated by the GSEG algorithm in MATLAB.
Figure 6.10 (RIGHT): The Edge Map generated from successive modules in the MCF.
In addition to the deer image, the Big Ben image was also used for this test. The
original GSEG edge map of Big Ben is shown in Figure 6.11, while the edge map generated
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from the successive emulations is shown in Figure 6.12. Again, scaling is applied to
display the images. The two edge maps of Big Ben have a CORR2 of 0.5833, a PSNR of
18.5982 dB, and an SSIM Index of 0.4070. Similar to the case of the deer image, the image
quality results suggest significant image degradation. A visual inspection shows that this
is an acceptable edge map, with the majority of the degradation seen in the windows of the
clock tower and as striations in the sky.

Figure 6.11 (LEFT): The Edge Map generated by the GSEG algorithm in MATLAB.
Figure 6.12 (RIGHT): The Edge Map generated from successive modules in the MCF.

6.3 Logic Utilization, Power Consumption, and Execution Time
Before presenting the logic utilization and power consumption results, it is important
to note the final configuration of the framework used for testing purposes. Seen in Figure
6.13, the MCF is instantiated with all four GSEG modules and the 3D HP CSC engine.
This configuration provides results for analyzing how resource utilization scales as
different modules are instantiated within the framework.
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It also shows that the

implementation of the GSEG modules in the other channels do not hinder the operation of
the HP CSC engine in the final channel, which continued produced known good results
under testing.

Figure 6.13: Block Diagram of the MCF with five channels utilized, Modified from [3].
Four modules were implemented in the Virtex-6 FPGA as a result of partitioning the
beginning portions of the GSEG algorithm. The logic utilization numbers for each of the
individual modules is presented in Table 6.1. This table also includes the logic utilization
numbers for the multichannel framework and PCIe interface. As one can see by inspection,
the modules were not large. Although a verbatim implementation of the GSEG algorithm
does not exist for comparison, savings can be inferred based upon the modifications
presented in Chapter 3. By reducing the representation ranges to the absolute minimum
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for each module, fewer resources are used for routing and therefore the problem of
congestion is alleviated.

Other modifications removed entire steps completely or

substituted IP cores to efficiently use DSP48 slices instead of Look-Up-Tables and FlipFlops, surely reducing logic utilization.

MCF

PCIe

Slices

FFs

LUTs

BRAM

DSP48

BUFG

BUFR

MMCM

2,546

1,857

2,447

0

0

0

0

0

7%

1%

2%

0%

0%

0%

0%

0%

12,094

26,721

20,568

75

0

11

2

2

32%

9%

14%

18%

0%

34%

6%

17%

91

137

243

0

9

2

0

0

0.24%

0.05%

0.16%

0%

1%

6%

0%

0%

51

158

79

0

3

2

0

0

0.14%

0.05%

0.05%

0%

0%

6%

0%

0%

652

679

1973

0

2

1

0

0

1.7%

0.23%

1.3%

0%

0%

3%

0%

0%

116

201

234

0

0

2

0

0

0.31%

0.07%

0.16%

0%

0%

6%

0%

0%

37,680

301,440

150,720

416

768

32

36

12

GSEG Modules:
sRGB to Lin sRGB

Lin sRGB to XYZ

XYZ to L*a*b*

Vector Gradient
Available in
xc6vlx240t:

Table 6.1: FPGA Resource Utilization1, MCF & PCIe taken with permission from [3].
The individual module logic utilization numbers presented in Table 6.1 can be used
to predict the utilization numbers for implementing all four GSEG modules within the
framework. To predict utilization, all resource types except the BUFG (global buffer) can
be summed. The global clock buffers are associated with the interface to the PC, thus to
predict the BUFG usage for the configuration with four channels only the PCIe is

1

The utilization reported for each GSEG module does not include the MCF or PCIe logic.
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considered. The logic utilization numbers for the two configurations previously mentioned
are presented in Table 6.2.
The first row of data corresponds to the prediction of resource usage suggested by
summing the individual module usage statistics. These numbers can be compared directly
to the second row, which is reported logic utilization for the corresponding implementation.
In only case did the logic usage actually decrease, which is likely due to the variations seen
between place and route operations. In the third and final row, the full five-channel
implementation utilization numbers are reported. As expected, the inclusion of the HP
CSC engine has caused an increase in most types of resources. The buffers (BUFG and
BUFR) and mixed mode clock managers (MMCM) were not expected to increase, as they
are associated with the PCIe interface only.
Slices

FFs

LUTs

BRAM

DSP48

BUFG

BUFR

MMCM

MCF 4-Channels
Suggested Utilization

15,550

29,753

25,544

75

14

11

2

2

41%

10%

17%

18%

2%

34%

6%

17%

MCF 4-Channels
(GSEG & Null)

13,135

30,430

28,190

75

14

11

2

2

35%

10%

19%

18%

2%

34%

6%

17%

MCF 5-Channels
(GSEG & CSC)

16,240

34,278

36,783

135

30

11

2

2

43%

11%

24%

32%

4%

34%

6%

17%

416

768

32

36

12

Available in
xc6vlx240t:

37,680 301,440 150,720

Table 6.2: Logic Utilization for MCF Configurations with multiple active channels.
Once the modules were implemented within the framework, the XPower Analyzer
can be used to generate post-implementation power consumption estimations of each
design. As A. Mykyta et al. noted, the tool uses Xilinx’s own heuristics and activity factors
to calculate these estimates [3], which are shown in Table 6.3. It is important to note that
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these power consumption numbers do not represent each module alone, but one instance
of the module along with the MCF and PCIe supporting hardware. The final two rows of
data correspond to the configurations with multiple active channels.

All power

consumption statistics are estimated based on each channel operating at a frequency of 50
MHz and the PCIe interface operating at a frequency of 250 MHz.
A. Mykyta’s work showed that the MCF and PCIe logic contributed 2599 mW
toward dynamic power consumption [3]. Based on the numbers shown in Table 6.3, the
GSEG modules themselves consume an insignificant amount of power.

This was

suggested by the low logic utilization parameters presented in Table 6.1. An interesting
result is that the power consumption estimate decreased for the implementation with four
GSEG modules when compared with each individual GSEG implementation. This is due
to the variations within the implementation process and the estimates based on
implementation results, which vary between runs.
Configuration

sRGB to Lin sRGB

Lin sRGB to XYZ

XYZ to L*a*b*

Vector Gradient

mW
Dynamic Power

2646

Quiescent Power

6388

Total

9034

Dynamic Power

2648

Quiescent Power

6388

Total

9036

Dynamic Power

2649

Quiescent Power

6388

Total

9037

Dynamic Power

2651

Quiescent Power

6388

Total

9039
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MCF 4-Channels
(GSEG & Null)

MCF 5-Channels
(GSEG & CSC)

Dynamic Power

2622

Quiescent Power

6387

Total

9009

Dynamic Power

2643

Quiescent Power

6388

Total

9031

Table 6.3: Power Consumption Estimates2.
Finally, the execution time for each module can be inferred due to the deterministic
nature of the image processing pipelines. Based on the clock frequency controlling the
advancement of data throughout the pipeline, the number of stages in each pipeline, the
number of bytes of data being processed, and the number of stages in input/output
abstraction layer developed in [3], the execution time for each module can be calculated.
These execution times are presented in Table 6.4, along with the original MATLAB
algorithm execution times. The first module has a latency of five 50 MHz clock cycles.
The Linear sRGB to CIE XYZ stage has a sub-pipeline operating at a clock frequency of
250 MHz, allowing the stage to have a latency of one 50 MHz clock cycle. In the case of
the CIE XYZ to CIE L*a*b* conversion, the pipeline has a latency of twelve 50 MHz clock
cycles, causing the execution time to be longer due the extra cycles required to fill and
empty the pipeline. The vector gradient module, on the other hand, has a latency of three
50 MHz clock cycles.
GSEG Module

Execution Time (ms)

2
For the results shown in Table 6.3, each module has been instantiated as a single channel within
the MCF. The estimated power consumption of each module includes the MCF and PCIe logic.
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MCF
sRGB to Lin sRGB

3.08818

Lin sRGB to XYZ

3.08808

XYZ to L*a*b*

3.08830

Vector Gradient

6.1761

MATLAB

283.321

98.363

Table 6.4: Comparison of Execution Times3.
As Table 6.4 shows, the emulation of the algorithm stages in hardware produces a
considerable speedup. Even in the case where the color space conversion from sRGB to
CIE L*a*b* has been partitioned into three separate modules, each requiring data to be fed
via the PCIe link. By adding the first three execution times and comparing with the
MATLAB GSEG-CSC results, a speedup of 30.5 is observed. In the case of the vector
gradient module, two separate images must be fed to the module to produce the six
necessary results. The MATLAB GSEG vector gradient is executed via three sequential
function calls, each calculating the gradient in both the x and the y directions for each
image plane. Again, a considerable speedup of 15.9 has been achieved. The MATLAB
code used to generate the execution times is provided in Appendix C.
Although the power consumption estimates need to be evaluated more detailed tools,
the results presented within this section are enough to support A. Mykyta’s claims that
FPGAs are viable alternatives to ASICs [3]. The advantages of ASIC designs are well

3
It is important to note that the execution times reported under MCF are calculated from the
latencies of each individual module, and the supporting PCIe and framework hardware. One result is given
for the MATLAB GSEG-CSC because the entire conversion is performed at once.
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known: completely customizable and relatively low costs at high quantities. On the other
hand, FPGAs are well suited for prototyping designs and applications with quick times-tomarket, due to their flexibility and the capability for reprogramming in the field.
Additionally, FPGAs do not have the same overhead engineering costs associated with
startup, as an ASIC would [3]. An advantage of ASIC designs has historically been their
lower power consumption, as they are directly designed to meet power specifications.
FPGAs can implement the same functionality as an ASIC, but it is done using memory
cells (e.g., SRAM & LUTs), which are costly in terms of power. However, by applying
the DFI Methodology to an algorithm or verbatim implementation, the power consumption
(and other design parameters) can be reduced. By shortening this power consumption gap,
the FPGA can become an even more viable alternative to an ASIC design. Depending
upon the requirements of a given project, targeting an FPGA may already be a solution.
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Chapter 7:

Conclusion

In this thesis, a methodology of designing algorithms for efficient implementation
is presented and evaluated. A design flow and a list of guidelines are proposed which,
when applied, result in more efficient physical implementations.

The color space

conversion and vector gradient portions of an image segmentation algorithm are used as
test vehicles to evaluate the proposed design for implementation methodology. Applying
this methodology in a step-by-step example shows that a number of steps in the calculations
can be simplified, approximated, or in some cases removed completely without drastically
affecting overall image quality.
Two test images were used to measure the effects of the modified algorithm
implemented in an FPGA. A variety of image quality metrics and a human visual check
of suggest that these modifications do not unacceptably affect image quality for the
individual stages of the algorithm. Additionally, the two test images were processed
through all implemented modules successively, allowing the degradation introduced by
each module to compound into a total amount of degradation. Although the image quality
metrics for these results were relatively poor compared to those from the individual stages,
the results were considered to acceptable based on the strength of the edges in the edge
map.
Many possibilities exist for future research. From the algorithm design standpoint,
a variety of different algorithms could be tailored for implementation using the proposed
methodology. Such usage would provide further results to validate the methodology and
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could potentially extend the current DFI guidelines. Additionally, an already implemented
algorithm could be used as test vehicle for applying the methodology in an effort to
quantify savings or gains in terms of standard design parameters (e.g., logic utilization,
power consumption, execution time, maximum operating frequency).
Leaning more toward the hardware aspect of this research, there are many potential
areas for future research. First, the algorithm stages implemented in this work could target
Xilinx’s ZYNQ platform, which combines reconfigurable FPGA fabric along with a dual
core ARM Cortex CPU on the same silicon die. This would allow for different portions of
the algorithms to be processed using the ARM CPUs while other portions could target the
FPGA fabric. A potential area of interest would be to evaluate the usage of the CPUs to
perform the processing that must maintain a high precision while the fabric could be used
to accelerate the less important operations.
Another area of investigation would be that of implementing the ability to feed
different channel outputs directly to the inputs of other channels, thus avoiding the transfer
of data from the framework to the host pc and back to the framework. By bypassing this
transfer, a very large multi-stage pipeline could be implemented with the ability to
reconfigure earlier stages that are no longer being used. In theory, if the processing times
for each stage were greater than or equal to the reconfiguration time of one channel then
processing would not need to stop until it was completed. Such a design would allow for
the implementation of a pipeline than is actually larger than the FPGA resources available,
while also avoiding the latencies associated with the host pc.
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Appendix A:
Hardware and Software Used
Hardware
•

•

•

FPGA Development Board
o Xilinx ML605
o FPGA Family: Virtex-6 LXT
o Device: xc6vlx240t-1ff1156-1
o Programming Interface: JTAG over USB
o Debugging Interface: UART over USB
Development and Implementation PC:
o OS: Microsoft Windows 7 (x86, SP1)
o CPU: Intel Core 2 Duo, 2.66 GHz
o RAM: 3 GB
Testing PC:
o OS: Linux Fedora 10 (2.6.27.5 Kernel version)
o CPU: Intel Core 2 Duo, 2.40 GHz
o RAM: 2 GB
o PCI-Express slot populated with ML605 FPGA card.

Software
•

•

Windows 7 Development PC:
o Xilinx ISE Design Suite: 14.5 System Edition
o ISE Project Navigator
o PlanAhead (incl. PR license)
o iMPACT
Linux Fedora Testing PC:
o GNU C Compiler
o GNU Make
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Appendix B: Color Images

Figure 7.1 (LEFT): The GSEG result in the CIE L*a*b* color space.
Figure 7.2 (RIGHT): The MCF result in the CIE L*a*b* color space.

Figure 7.3 (LEFT): The GSEG result in the CIE L*a*b* color space.
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Figure 7.4 (RIGHT): The MCF result in the CIE L*a*b* color space.
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Appendix C: MATLAB Code for
Recording Execution Times
%% MATLAB Code for Recording Execution Time
%
Features portions of GSEG algorithm
%
Executed ten times and then averaged
pth = 'C:\Users\jdw3970\HP-20122013_svnroot\J_Whitesell\MATLAB(MASTER)\Pipeline_Simulation';
I = imread([pth '\' 'bigben.jpg']);
tic
C = makecform('srgb2lab');
LAB_std = applycform(I, C);
toc
L = double(LAB_std(:,:,1));
A = double(LAB_std(:,:,2));
B = double(LAB_std(:,:,3));
tic
[dLdx dLdy] = gradient(L);
[dAdx dAdy] = gradient(A);
[dBdx dBdy] = gradient(B);
toc
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